Please Register Online

You are kindly invited to:
High-Speed Electrical Interface Circuit Design Course
Sunday, September 8, 2013, 9:00 - 17:00
Auditorium 280, 2nd floor, Electrical Engineering Department, Meyer Building, Technion

3-Day Intensive Course

 September 8-10, 2013

 

This course focuses on the design of the signaling, timing, and peripheral circuitry used in modern high-speed electrical interfaces.  The system-level requirements placed on these links by their operating environment will be reviewed and used to highlight the implications on link architecture, performance, and power consumption.  Detailed design aspects of high-speed transmitters, receivers, equalizers (transmit, receive, linear, decision-feedback) as well as timing generation and recovery circuits (phase interpolators, PLLs, DLLs) will be covered. 

 

Prof. Elad Alon

UC Berkeley

 

 

 

 

 

Bio: Elad Alon received the B.S., M.S., and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 2001, 2002, and 2006, respectively. 

In Jan. 2007, he joined the University of California, Berkeley, where he is now an Associate Professor of Electrical Engineering and Computer Sciences as well as a Co-Director of the Berkeley Wireless Research Center (BWRC).  He has held consulting or visiting positions at Cadence, Xilxin, Oracle, Intel, AMD, Rambus, Hewlett Packard, and IBM Research, where he worked on digital, analog, and mixed-signal integrated circuits for computing, test and measurement, and high-speed communications.   His research focuses on energy-efficient integrated systems, including the circuit, device, communications, and optimization techniques used to design them.

Dr. Alon received the IBM Faculty Award in 2008, the 2009 Hellman Family Faculty Fund Award as well as the 2010 UC Berkeley Electrical Engineering Outstanding Teaching Award, and has co-authored papers that received the 2010 ISSCC Jack Raper Award for Outstanding Technology Directions Paper, the 2011 Symposium on VLSI Circuits Best Student Paper Award, and the 2012 Custom Integrated Circuits Conference Best Student Paper Award.

 

Agenda

 

Sept. 8th

 

09:00 – 10:30 Introduction and Link Environments

10:30 – 10:45 Break

10:45 – 13:00 Basic Transmitters and Receivers

13:00 – 14:00 Lunch

14:00 – 15:30 Timing Basics

15:30 – 15:45 Break

15:45 – 17:00 Equalization Techniques

 

Sept. 9th

 

09:00 – 10:30 Link Performance Analysis

10:30 – 10:45 Break

10:45 – 13:00 Equalizer Design I

13:00 – 14:00 Lunch

14:00 – 15:30 Equalizer Design II

15:30 – 15:45 Break

15:45 – 17:00 Equalizer Adaptation

 

Sept. 10th

 

09:00 – 10:30 PLL/DLL Design I

10:30 – 10:45 Break

10:45 – 13:00 PLL/DLL Design II

13:00 – 14:00 Lunch

14:00 – 15:30 CDR Design

15:30 – 15:45 Break

15:45 – 17:00 Phase Interpolators

 

 

 

 

The lectures will be given in English

 

Prerequisite: The attendees should have at least basic knowledge of both analog and digital integrated circuit design.

 

The course is free of charge to ACRC member Companies, Intel, Marvell, Mellanox and CSR.
Non-ACRC members  will be charged 1500 Shekels+VAT.

The course is free of charge to EE students (undergraduate and graduate)

 

Host: Prof. Avinoam Kolodny

 

For more information please contact Suzie Eid:

Email: suzie@ef.technion.ac.il, 972 4 829-5925

 

Registration Form

Please Register Online